

Basic Requirements of a Switch Router

What does / can a router do ?

What can be done in hardware / software ?

How do protocols / standards influence the design ?

1



7. Application				
6. Presentation				
5. Session				
4. Transport				Gateway
3. Network				
2. Data Link		<u>Bridge</u>	Router	
1. Physical	Hub	Switch		



Layer		Purpose of the Layer	Role of Switching		
(7) (6) (5)	Application Presentation Session	Defines user-oriented services such as file transfer, messaging, and transaction processing; provides for structuring applications, coding the data, and exchanging information	Application switching (e.g. e-mail forwarding); gateways between different application types; support for management functions; selection of destination for messages		
(4)	Transport	Delivery of data to applications, division of messages into packets	Directs the messages to the specific destination application or protocol type		
(3)	Network	End-to-end communications through one or more subnets; selects optimal routes; controls loops; manages addressing	Forwards packets through an interconnected set of networks		
(2)	Data Link	Transfer of frames across a single network link such as a LAN; manages contention	Controls switched circuits, switched LANs, and recovers from link errors		
(1)	Physical	Transmission over a physical circuit including physical connectors, bit encoding, etc.	Circuit switching as is used for telephony and port switching for LAN physical media		



Anatomy of a Node



4





NODE





NODE



Fast Ethernet System







NODE

Fast Ethernet Standard



- Determine when a node can transmit a packet
- Send frames to the PHY for conversion into packets and transmission on the media
- Receive frames from the PHY and send them to the software that processes frames (protocols and applications).
- Frame checking
 - » Valid Frames
 - Frame size between 64 bytes & 1518 bytes
 - Valid frame check sequence (CRC)
 - Even number of octets
 - » Non-valid Frames
 - Runts: Any frame that is shorter than 64 bytes (512 bits) in size
 - Jabber: Data transmission greater than 400 ms (largest packet: 120.56 ms)
 - Dribble: Invalid number of octets
- Media independent



IEEE 802.3 — CSMA / CD

- Media Access Rules
 - » Listen before sending
 - CSMA Carrier Sense Multiple Access
 - Interpacket Gap (IPG = 96 bit time or $0.96 \,\mu s$ for FE)
 - » Backoff
 - CD Collision Detection
 - Collision domain
 - Collision window
 - Slot time == maximum allowable collision window (512 bit times)
 - minimum frame size (512 bit / 64 bytes)
 - maximum network diameter
 - Truncated binary exponential backoff
 - RAND $(0, 2^{\min(N,10)})$, where N is the transmit attempt counter
 - Integer multiple of 512 bit slot time (i.e. 512, 1024, 1536, 2048, ..., 4096, etc.)
 - Maximum backoff time is 5.3 ms.

CSMA / CD Flow Chart

ITRI

CCL





Packet Format



- I/G Individual / Group
- U/L Universal / Local Administration
- OUI Organizationally Unique Identifier
- OUA Organizationally Unique Address



Wire Speed — Efficiency







Offered Load

ITRI CCL Basic & Worst Case Collision Detection w/ Cat-5 Cable



ITRI CCL Worst-case Collision Window w/ Class-I Hub and Fiberoptic Cable



Missed Collision w/ oversized network



ITRI

CCL



100Base-TX / FX Connection





100Base-T4 Connection





Repeater Testing

- Function
 - » Transmit / Receive event
 - Data handling: forward packet
 - Receive event handling: carrier sense
 - » Error handling via partition
 - False carrier events: invalid start-of-stream delimiter
 - Partition and set LINK UNSTABLE state after two false carrier event
 - Send jam signal to all other ports on the repeater for 5 μ s or until end of FCE
 - Unset LINK UNSTABLE state after detecting no activity for more than 331 μ s or detecting a valid incoming packet after the line has been idle for the interpacket gap time of 640 μ s.
 - Excessive collision: more than 60 collisions in a row
 - Partition after receiving more than 60 collisions in a row
 - Clear after detecting activity without a collision for more than 5 μ s
 - Receiver Jabber: data transmission greater than 400 μ s (largest packet: 120.56 μ s)
 - Clear after jabber stops

Basic Bridge Operation



ITRI

CCL



Multiple Bridges



Segment	Alpha	Gamma	Beta	Epsilon	Delta
MAC Address	ABCDEF	GHIJKL	MNOPQR	STUVWX	ΥZ
Bridge #1	111111	222222	333333	222222	22
Bridge #2	111111	111111	111111	333333	22



Multiple Bridges





Multiple Bridges





Ethernet Switching

- Basic techniques
 - » Cut-through
 - Advantages
 - low latency
 - Disadvantages
 - forwards runt & error frames
 - internal speedup not possible
 - mixed speeds difficult
 - » Interim Cut-through
 - Same as CT, but less runt frames
 - » Store & Forward
 - Advantage
 - reduces error frames
 - architecturally flexible
 - Disadvantage
 - longer latency (not really bad !!)





Router vs. Routing function

- What does a router do
 - » Routing function
 - IP packet forwarding
 - Route calculation/ convergence
 - Route management
 - » Multicast
 - IP packet duplication
 - Multicast routing
 - » Traffic Mgt. (QoS)
 - Packet Classification
 - Packet Filtering
 - Queue Management
 - » Network Mgt.
 - » Security
 - Firewall
 - Authentication

Router

- Conventional stand-alone router performs an IP routing function
 - Bus based
 - Central CPU
 - Cached forwarding tables
 - Centralized routing tables
 - SW table lookup
- » Calculations required
 - 10 Gbps throughput
 - 64 byte packets = 50 ns / packet
 - < 50 ns to make each routing decision.



Good

€

- Evolution to network processors
 - Software programmable **>>**
 - Optimized instruction set for **>>** networking
 - Breakthrough performance **>>**
 - Switching, routing, and features >>
- Customer-specific differentiation
 - Base level instruction set **>>**
 - Empowers the higher level software **>>**
 - Addresses all networking markets >>
- Enables high-level functions at the same speed as basic switching wire speed



Poor Price / Performance \Rightarrow Good \leftarrow



So, What's so hard about switching & routing ?!#



Typical Router Architecture





• To forward an IP Unicast packet, you need to:

- » Parse the IP header
- » Lookup the Address in a large table of address prefixes (100,000+ entries)
- » Check the checksum
- » Decrement the TTL and adjust the checksum
- This stuff is easy to do at high speed
 - » This is straightforward for ASIC implementation
 - » Clever implementers can do OC-192 (or even OC-768)
 - » With today's technology, this is not even close to being the bottleneck





System performance = function of ALL elements "A chain is only as strong as its weakest link"



- There are things which can make high speed forwarding hard:
 - » Where data flows come together (backplane)
 - » Where parallelism is difficult
 - e.g. Optics, software, protocol
 - » Protocol standards
 - Unstable or poorly designed or under-defined standards
 - Need mature implementations
 - Multi-lingual
 - Too many standards
 - » Lots of options and alternative paths
 - » Maintaining per-packet state that comes and goes



• Proliferation of standards make system implementation hard:

- » Support for legacy protocol (i.e. Multi-protocol & conformance)
- » Interoperability (i.e. Multi-vendor)
- » Addressing
- » Routing
- » Multicasting
- » Traffic mgt. (QoS)
- » Network mgt.
- » Mobility
- » Security
- » Virtual Private Network



- Reliability, maintainability, redundancy
 - » Hot swappable, Hot standby router
 - » Coherent network state
 - » Online upgrade
 - » Redundancy (power supply, link failure, etc.)
- Scalability
- Additional
 - » Frame translation
 - » Load balancing
 - » Port mirroring



- Given 100 OC-xx ports, served by 100 line cards, somehow packets have to get between the line cards
- The design of the switched backplane is "non-trivial
 - » If there are "n" line cards, you have an n*log(n) problem
 - » You want very high switch utilization to push performance (this effects where packet is buffered)
 - » Power and heat become important
 - » Cost of hardware is meaningful
- It is easy to lose your QoS guarantees across the switched backplane



- MPLS and IP forwarding
- Filters (source or destination address, RSVP, ...)
- Tunneling: Encapsulation and decapsulation (particularly if reassembly is needed)
- Multicast
- IP Options
- Multipath (ECMP)
- NAT (application addresses plus state)
- IPv6 alternate headers


• Answer: Provide lots of alternative forwarding paths

<ip></ip>	\longrightarrow	IP
<ip></ip>	\longrightarrow	<shim>+<ip></ip></shim>
<ip></ip>	\longrightarrow	<atm+ shim=""> + <ip></ip></atm+>
<shim></shim>	\longrightarrow	<shim>; <shim>+<shim>; <atm+ shim=""></atm+></shim></shim></shim>
<shim>+<ip></ip></shim>	\longrightarrow	<ip> (with or without IP lookup)</ip>
<atm+ shim=""></atm+>	\longrightarrow	<atm+ shim="">; <shim>;</shim></atm+>
<atm+ shim="">+< IP></atm+>	\longrightarrow	<ip> (with our without IP lookup)</ip>
<atm+ shim="">+< Shim></atm+>	\longrightarrow	<shim></shim>
etc		

• This is not popular with hardware developers \otimes



- Generally: Hardware engineers wish that folks who write standards paid attention to hardware issues
- IP Forwarding can be done very fast, no problem
- CLNP forwarding can be done very fast, ...
- But: Please don't give us so many options!
- "It is clear that IP standards (including IPv6) were designed by folks who don't pay any attention to what it takes to build a fast router?"
- (On the other hand, things are still within a top hardware team's capabilities)



• There are really three bottlenecks:

- » The switched backplane
- » The optics
- » How much extra complexity and flexibility you want (Filtering, MPLS, options, all make it harder to go fast
- It really doesn't matter what the forwarding looks like, if its straightforward and well defined
- At very high speed, IP, MPLS, ATM, Frame Relay, are all constrained by the same issues are all constrained by the same issues



- There is some limit to how fast routers can go
- Or, more correctly, there is some limit on how fast electronics can go
 - » Given today's chip technology, and reasonable economics, the limit might be on the order of a few thousand * OC-192
 - » In four years, possibly ditto but * OC-768
- Past this point, we need optics
 - » Core switches become WDM switches
 - » Very fast, very branchy routers (and ATM switches) become feeders for WDM in the core



- Hardware robustness
 - » Reliable hardware, Redundancy at many levels
- Software quality and robustness
 - » e. g., How good is your routing software?
- Protocol Design Protocol Design
- Response to congestion Response to congestion
- Failover of links ("Sonet- Like" failover rates)
- Network Management
- Avoid mistakes, Diagnose failures
- Testing, testing, testing



Key Design Considerations

Are your assumptions reasonable ?



- Target: *Right product at the right time at the right price*
 - » Cost
 - » System
 - » Market Segment
 - » Market Timing (Market window)
 - » Specifications
- Competition
 - » Advantages & Weaknesses
 - » Targeted Market
- Resources
 - » Engineering team (Experience / Stability)
 - » Management team (Financing / Supportiveness)
 - » Standards / Customer / Industry tracking



- Optimizing Performance:
 - » Wire-speed switching at Layer 2
 - » Wire-speed forwarding at Layer 3
- Minimize Latency: Cut-through switching vs. Store-and-forward
- Increased Scalability: SOHO, Departmental, Enterprise, Backbone
- Maximize Integration: Multi-chip vs. Single chip solution
- Increased Functionality:
 - » VLAN (Port, MAC, IP, IEEE 802.1q Tagging, etc.)
 - » Port Trunking / Port Snooping
 - » Support Layer 3, Layer 4, ..., Layer 7
 - » Support IP, IPX, SNA, ...
 - » Support IEEE 802.3x flow control, jamming
 - » CoS / QoS / RSVP / SBM / Differentiated Service
 - Multiple loss / delay queues
 - per VC queueing



- Maintain multicast / unicast packet sequence.
- Multicast packet needs to switched at the same time
- Support 8 k / 16 k / 32 k MAC addresses.
- Support 8 k / 16 k / 32 k IP addresses.
- Support full SNMP / RMON statistic collection.



Key Design Considerations

Can you successfully overcome today's technology limitations ?



- Memory speeds, size, types
 - » DRAM, SRAM, SDRAM, SSRAM, Rambus, NetRAM
- Semiconductor technology
 - » Dimension: 0.8 µm, ..., 0.35 µm, 0.25 µm, 0.18 µm, etc.
 - » Power: 5 V, 3.3 V, 2.5 V, etc.
 - » Embedded Memory
- Design Tools
 - » Simulation: RTL level, Behavioral, Cycle-base
 - » Layout Capabilities
 - » Emulation Technology



• Freebies

- » Memory speed / size
- » Silicon cost
- » Computational power
- Does these assumption still holds in a hyper-competitive environment?
 - » No, because everybody have access to the same components and semiconductor foundry.



- Creating advantages by speeding up design cycle
 - » Increase engineering experience
 - » Invest in the state-of-the-art engineering tools
 - Latest simulation / CAD tools
 - Advance computers
 - SOC Emulation / FPGA hardware
 - to improve simulation time
 - to reduce potential errors, thus less debugging



Design Goals

Design specifications



Design Specifications

- System Features
 - » Single chip eight 10/100 Mbps Ethernet ports with RMII interface
 - » Provides two 32-bit memory interfaces which support SSRAM
 - » Supports a 16-bit CPU interface
 - » Statistics collection to support SNMP, RMON-1
- Layer 3 Features
 - » Supports wire-speed IP routing (1.2Mpps) with line rate address lookup
 - » Supports 10K routes
 - » Supports IP Multicast
 - » Supports two level of user data priority (Class of Service Support)
- Layer 2 Features
 - » Supports IEEE 802.1d bridging and spanning tree algorithm
 - » Supports port or IEEE802.1Q compliant tag based VLANs
 - » Supports 8K MAC address entries
 - » IEEE 802.3x flow control for full duplex operation
 - » Supports port snooping



Design Goals

Architecture





In high performance systems, the forwarding decision, backplane and output link scheduling must be performed in hardware, while the less timely management and maintenance functions are performed in software.

ITRI



Architectural Evolution





Architectural Evolution





Architectural Renewal w/ Advance Technology



Centralized
Hardware
Packet
Connection-less
Shared Bus

Transmission
"Big Pipe"
"Dumb Network"
Wired

Trad	<u>e-off</u>
VS.	Distributed
VS.	Software
VS.	Cell
VS.	Connection-oriented
VS.	Crossbar

VS.	Switching
VS.	"Managed BW"
VS.	"Intelligent"
VS.	Wireless

Technology Factors

Semiconductor Advances

- Computing Power (CPU)
- Memory Size
- Analog / RF / Optical technology

Material Advances

• Optical transmission



Conceptual Model of L3 Switch





Packet Flow (Tetris)













Buffer Management



Forwarding Engine



ITRI CCL



Design Trade-offs

Packet Memory Design



Variable Length Format

Port #1	Port #2	Port #3

Advantage

- » Simple, no link list required
- » No descriptors required
- » No gaps between packets
- » Easy to debug

• Disadvantage

- » No sharing among ports
- » Fast route decision required
- » Large temporary FIFO required
- » Parity bit or packet length write-back required
- » Look-ahead forwarding not allowed for multicast packets
- Variations
 - » Parity bit vs. Packet Length



Port #1	Port #2	Port #3

• Advantage

- » Sharing among ports
- » Routing decision relaxed
- » Look-ahead forwarding allowed
- » Small temporary FIFO

• Disadvantage

- » Inefficient for small packets
- » Link list required
- » Difficult to debug
- Variations
 - » 1536 bytes vs 2048 bytes



Cell Format

Port #1	Port #2	Port #3

• Advantage

- » Sharing among ports
- » Efficient for most packets
- » Routing decision relaxed
- » Look-ahead forwarding allowed
- » Small temporary FIFO
- Disadvantage
 - » Large descriptor memory required
 - » Link list required
 - » Complex logic / Longer design cycle
 - » Prone to error
 - » Very difficult to debug
- Variations
 - » 64 / 128 / 256 bytes



Design Trade-offs

Buffer Management

















¥



Design Trade-offs

IP Forwarding



- Routing Algorithms calculate the routes
 - » Unicast: RIP, OSPF
 - » Multicast: DVMRP, PIM, MOSPF, CBT
- Routes are converted to table format
- Route tables are written into memory
 - » Initialization
 - » Route updates
- Route search looks up forwarding instruction / packet



Route Search Operation

- Longest Prefix Match
- Lookup Criteria
 - » # memory access required
 - » size of the data structure
 - » # instruction required

- Lookup Methods
 - » Hashing
 - » Cache hit
 - » CAM
 - » Tree search
 - » Table lookup



2³² leaves (IP Address)







Mutated Binary Search on Hashing Table

"Waldvogel, et. Al. "Scalable High Speed IP Routing Lookup"





Mutated Binary Search on Hashing Table

• Criteria

ITRI

- » Memory reference: 2X (Average); 5X (Worst)
- » Memory usage: 1.2 Mbyte
- » Lookup time: 100 ns (*Ave*); 450 ns (*Worst*); 2 ~ 10 Mpps

• Advantage:

- » The speed of IP lookup is independent of forwarding table size
- » Relatively few memory access
- » Fast enough to support Gigabit rates

• Disadvantage:

- » Routing update requires the tree to be rebuilt
- » Insertion and deletion of routes from memory table is complex



Direct Table Lookup

"P. Gupta, et. al. "Routing Lookups in Hardware at Memory Access Speeds"





Direct Table Lookup

• Criteria

- » Memory reference: 2X (Maximum)
- » Memory usage: 33 Mbyte
- » Lookup time: 10 ~ 20 Mpps
- Advantage:
 - » Few memory references
 - » Enabling pipelined implementation

• Disadvantage:

- » Inefficient memory usage
- » Insertion and deletion of routes from memory table is complex



- Understand and always keep the "Big Picture" in mind
 - » Market
 - » Technology
 - » Brain Power
- Be aware of the "Hype" vs. "Reality"
- Remember the "KISS" Principle
 - » Keep it simple, stupid !
 - » Successful technologies are not about perfection, but about compromise between complexity, performance, ease of deployment and cost