INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



HEF4059B LSI

PROGRAMMABLE DIVIDE-BY-N COUNTER

The HEF4059B is a divide-by-n counter which can be programmed to divide an input frequency by any number n from 3 to 15999. The output signal is a one clock-cycle wide pulse and occurs at a rate equal to the input frequency divided by n. The single output (O) has TTL drive capability. The down counter is preset by means of 16 jam inputs (J1 to J16); continued on next page.



24 23 22 21 20 19 18 17 16 15 14 13 СР clock input 0 dd J₅ ^J6 J7 1₈ Jg J10 J11 J12 Ka Kb K_a, K_b, K_c mode select inputs HEF4059B J1 to J16 programmable jam inputs (BCD) EL latch enable input J2 ΕL J J3 ^J4 ^J16 ^J15 ^J14 ^J13 0 divide-by-n output 7 2 3 10 4 5 6 8 9 11 12 7Z84353 HEF4059BP(N): 24-lead DIL; plastic (SOT101-1) Fig. 2 Pinning diagram. HEF4059BD(F): 24-lead DIL; ceramic (cerdip) (SOT94) HEF4059BT(D): 24-lead SO; plastic (SOT137-1) FAMILY DATA (): Package Designator North America see Family Specifications IDD LIMITS catagory LSI

The three mode selection inputs K_a , K_b and K_c determine the modulus ('divide-by' number) of the first and last counting sections in accordance with Table 1.

Every time the first (fastest) counting section goes through one cycle, it reduces, by 1, the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section (which consists of flip-flops that are not needed for operating the first counting section).

For example, in the \div 2 mode, only one flip-flop is needed in the first counting section. Therefore the last (5th) counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands.

This counting mode is selected when K_a , K_b and K_c are set to HIGH. In this case input J_1 is used to preset the first counting section and J_2 to J_4 are used to preset the last (5th) counting section. If \div 10 mode is desired for the first section, K_a is set HIGH, K_b to HIGH and K_c to LOW. The jam inputs J_1 to J_4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (\div 10) counters, presettable by means of the jam inputs J_5 to J_{16} .

When clock pulses are applied to the clock input after a number n has been preset into the counter, the counter counts down until the DETECTION circuit detects the zero state. At this time the PRESET ENABLE circuit is enabled to preset again the number n into the counter and to produce an output pulse.

The preset of the counter to a desired $\div n$ is achieved as follows:

- $n = (MODE^*)$ (1000 x decade 5 preset + 100 x decade 4 preset + 10 x decade 3 preset
 - + 1 x decade 2 preset) + decade 1 preset.

* MODE = first counting section divider (10, 8, 5, 4 or 2).

To calculate preset values for any n count, divide the n count by the selected mode. The resultant is the corresponding preset values of the 5th to the 2nd decade with the remainder being equal to the 1st decade value.

preset value = $\frac{n}{\text{mode}}$.

If n = 8479, and the selected mode = 5, the preset value = $8479 \div 5 = 1695$ with a remainder of 4, thus the jam inputs must be set as follows:

	4 1 5								6						
J ₁		J3	J4								J12	,			
L	L	Н	Н	Н	L	Н	L	Н	L	L	н	L	н	н	L

The mode select inputs permit frequency-synthesizer channel separations of 10, 12,5, 20, 25 and 50 parts. These inputs set the maximum value of n at 9999 (when the first counting section divides by 5 or 10) or at 15 999 (when the first counting section divides by 8, 4 or 2).

The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9. In this case the first cycle of a counter consists of 15 count pulses, the next cycles consisting of 10 count pulses. Thus the place value of the three decades are still 1, 10 and 100. For example, in the \div 8 mode, the number from which the intermediate counting section begins to count-down can be preset to:

3rd decade: 1500 2nd decade: 150 1st decade: 15 1665

The last counting section can be preset to a maximum of 1, with a place value of 1000. The total of these numbers (2665) times 8 equals 21 320. The first counting section can be preset to a maximum of 7. Therefore, 21 327 is the maximum possible count in the \div 8 mode. The highest count of the various modes is shown in Table 1, in the column entitled 'extended counter range'. Control inputs K_b and K_c can be used to initiate and lock the counter in the 'master preset' mode. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that mode as long as K_b and K_c both remain LOW. The counter begins to run down from the preset state when a counting mode other than the 'master preset' mode is selected. Whenever the 'master preset' mode is used, control signals K_b = L and K_c = L must be applied for at least 3 full clock pulses. After the master preset mode inputs have been changed to one of the count-down can begin at the second positive-going clock transition. Thus, after a 'master preset' mode, there is always one extra count before the output goes HIGH. Figure 3 illustrates the operation of the counter in mode \div 8 starting from the preset state 3.



Fig. 3 Total count of 3.

If the 'master preset' mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the 'master preset' mode is not used the counter is preset in accordance with the 'jam inputs when the output pulse appears. A HIGH level at the latch enable input (EL) will cause the counter output to go HIGH once an output pulse occurs, and remain in the HIGH state until EL input returns to LOW. If the EL input is LOW, the output pulse will remain HIGH for only one cycle of the clock input signal.

When $K_a = L$, $K_b = H$, $K_c = L$ and EL = L, the counter operates in the 'preset inhibit' mode, with which the dividend of the counter is fixed to 10 000, independent of the state of the jam inputs.

When in the same state of mode select inputs EL = H, the counter operates in the normal \div 10 mode, however, without the latch operation at the output.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

FUNCTION TABLE

latch enable input	mode select inputs			first counting section decade 1			last counting section decade 5			cou ran		operation	
LE	Кa	к _b	κ _c	mode	max. preset state	jam inputs used	divide by	max. preset state	jam inputs used	BCD max.	binary max.		
н	н	н	н	2	1	J ₁	8	7	J2J3J4	15 999	17331		
н	L	н	н	4	3	J ₁ J ₂	4	3	J ₃ J ₄	15 999	18 663	timer mode	
Н	Н	L	Н	5	4	J ₁ J ₂ J ₃	2	1	J4	9 9 9 9 9	13 329		
Н	L	L	н	8	7	J ₁ J ₂ J ₃	2	1	J4	15 999	21 327		
Н	Н	Н	L	10	9	J1J2J3J4	1	0	—	9 999	16 659		
L	Н	Н	Н	2	1	J1	8	7	J ₂ J ₃ J ₄	15999	17 331		
L	L	Н	н	4	3	J ₁ J ₂	4	3	J3J4	15 999	18663		
L	Н	L	н	5	4	J1J2J3	2	1	J4	9 9 9 9 9	13 3 29		
L	L	L	Н	8	7	J1J2J3	2	1	J4	15999	21 327	divide-by-n mode	
L	Н	Н	L	10	9	J ₁ J ₂ J ₃ J ₄	1	0	-	9 9 9 9 9	16 659		
Н	L	Н	L	10	9	J1J2J3J4	1	0	-	9 9 9 9 9	16 659		
L	L	н	L	preset inhibited			preset inhibited		fixed 10 000		divide-by-10 000 mode		
Х	Х	L	L		master p	oreset	master preset			-	-	master preset mode	

Where:

H = HIGH voltage level L = LOW voltage level

X = don't care

Note

It is recommended that the device is in the master preset mode ($K_b = K_c = \text{logic 0}$) in order to correctly initialize the device prior to start up.

DC CHARACTERISTICS V_{SS} = 0 V

	Vnn		Т	amb (°(C)		
	V _{DD} V	symbol	40 min.	+ 25 min.	+ 85 min.	unit	
Output (sink) current LOW	4,75 10 15	IOL	2,7 9,5 24	2,3 8 20	1,8 6,3 16	mA mA mA	$V_0 = 0,4 V; V_1 = 0 \text{ or } 4,75 V$ $V_0 = 0,5 V; V_1 = 0 \text{ or } 10 V$ $V_0 = 1,5 V; V_1 = 0 \text{ or } 15 V$
Output (source) current HIGH	5 10 15	-1он	0,8 2,4 8,4	0,7 2 7	0,5 1,6 5,6	mA mA mA	$V_0 = 4,6 V; V_1 = 0 \text{ or } 5 V$ $V_0 = 9,5 V; V_1 = 0 \text{ or } 10 V$ $V_0 = 13,5 V; V_1 = 0 \text{ or } 15 V$
Output (source) current HIGH	5	-1он	2,4	2	1,6	mA	V _O = 2,5 V; V _I = 0 or 5 V

A.C. CHARACTERISTICS

 $V_{SS} = 0 V$; $T_{amb} = 25$ °C; input transition times ≤ 20 ns

	V _{DD} V	typical formula for P (μ W)	
Dynamic power dissipation per package (P); n = 3	5 10 15 5	1 100 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$ 5 500 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$ 15 000 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$ 500 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF)
n = 1000	10 15	$\begin{array}{c} 500 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \\ 3\; 500 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \\ 9\; 000 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \end{array}$	$\Sigma(f_0C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

A.C. CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leq 20 ns

	V _{DD} V	symbol	min.	typ.	max.		typical extrapolation formula
Propagation delays CP O HIGH to LOW	5 10 15	^t PHL		90 45 35	180 90 70	ns ns ns	78 ns + (0,25 ns/pF) C _L 40 ns + (0,10 ns/pF) C _L 32 ns + (0,07 ns/pF) C _L
LOW to HIGH	5 10 15	^t PLH		100 50 40	200 100 80	ns ns ns	76 ns + (0,48 ns/pF) CL 40 ns + (0,20 ns/pF) CL 33 ns + (0,15 ns/pF) CL
Output transition times HIGH to LOW	5 10 15	^t THL		30 15 10	60 30 20	ns ns ns	10 ns + (0,40 ns/pF) C _L 6 ns + (0,18 ns/pF) C _L 4 ns + (0,13 ns/pF) C _L
LOW to HIGH	5 10 15	^t TLH		45 25 16	90 50 32	ns ns ns	10 ns + (0,70 ns/pF) C _L 9 ns + (0,33 ns/pF) C _L 5 ns + (0,23 ns/pF) C _L
Maximum clock pulse frequency	5 10 15	f _{max}	3,5 7,5 10,0	7 15 20		MHz MHz MHz	